1 COMPUTER SYSTEM BUS INTERFACE AND CONTROL METHOD THEREFOR

2

3 FIELD OF THE INVENTION

- 4 The present invention relates to a computer system with SCSI
- 5 (Small Computer System Interface), a bus interface and a
- 6 control method therefor, and in particular to an effective
- 7 technique for use in bus control when a contention of SCSI
- 8 device IDs occurs.

回 9 回 10 日

□ 14

口 上 15

16

BACKGROUND ART

☐ 11 SCSI (Small Computer System Interface) is a well-known ☐

12 standard I/O bus. Standards have been established for bus

widths of 8 bits and 16 bits that provide a maximum data

transfer rate of 160 MB/sec. According to the standard for

the 8 bit bus width, up to eight device IDs (#0 to #7) can

be assigned while, according to the standard for the 16 bit

17 bus width, up to 16 device IDs (#0 to #15) can be assigned.

18 A host computer must also be assigned a device ID, which is

19 typically #7. A variety of devices, including hard disk

20 drives, CD-ROMs and scanners, can be connected to a SCSI bus.

Because of a demand for high extensibility in a computing 1 2 system, there has been a great demand for connecting multiple storage devices to the system. Particularly, in an 3 environment wherein multimedia data are frequently handled, 4 a lot of voluminous image data may be recorded. Considering 5 use for servers, it is desired to implement data storage of 6 around 500 GB, preferably at a low price. Since many SCSI 7 compatible hard disk drives have been developed, and SCSI is 8 0 0 0 10 0 11 readily extended by using a daisy chain, a mass storage system can be constituted by connecting multiple hard disk drives to a SCSI bus. 页 切 12 13 Generally, multiple hard disk drives are housed in a hard 14 disk enclosure. Such a hard disk enclosure is provided with a host computer interface card and a service processor for 15 controlling the hard disk drives. Since the host computer 16 and the service processor are also connected to the SCSI 17 bus, they are assigned unique device IDs, respectively. For 18 example, for a 16 bit bus width, #7 is assigned to the host 19 20 computer and #15 is assigned to the service processor.

Thus, for such a hard disk enclosure, excluding the device

1	IDs assigned to the host computer and the service processor,
2	fourteen device IDs are available so that up to fourteen
3	hard disk drives can be connected to the SCSI bus.
4	
5	However, there may be a need to connect an additional host
6	computer to enhance redundancy, taking system reliability
7	into consideration. The second host computer may be
8	connected through the interface card like the first host
9	computer, and assigned a device ID #6, for example. In such
10	a case, if a hard disk drive mounted in a hard disk
11	enclosure has already been assigned the same device ID #6, a
12	device ID contention would occur. The device ID contention,
13	if occurred, would cause a failure, e.g., data to be written
14	to a hard disk drive by the second host computer are lost,
15	or data recorded on the hard disk drive #6 are lost.
16	
17	
18	
19	
20	

COSCIENCE COLOCA

1 SUMMARY OF THE INVENTION

- 2 It is, therefore, an object of the present invention to
- 3 prevent a failure such as loss or corruption of data from
- 4 occurring when a device ID contention occurs.

- 6 An overview of the present invention will now be given.
- 7 According to the present invention, when a second, or
- 8 subsequent, host computer contends with another device that
- 9 is connected to a SCSI bus for the use of a device ID, a
- 10 reset signal (RST) is transmitted to a SCSI control bus
- input of the contending device. Determination for a
- 12 contention is made depending on whether or not a terminal
- 13 power of the second or subsequent host computer is active.
- 14 In such a manner, the contending device can be disconnected
- 15 from the SCSI bus by inputting the reset signal to the
- 16 device when the terminal power of the contending host
- 17 computer is active (the computer has been powered on and is
- 18 running). By disconnecting the device, the contention can
- 19 be eliminated and a failure such as loss of data can be
- 20 prevented.

The reset signal to be input to the contending device may be 1 2 generated by inputting the terminal powers of the host computers to an AND gate, and inputting the output of the 3 AND gate and the original SCSI reset signal to an OR gate, 4 wherein the output signal of the OR gate is employed as the 5 6 reset signal. During the operation of a host computer that has the same device ID as a specific device, the reset 7 signal to the device is constantly generated. But when the 8 0 9 0 10 10 11 0 11 host computer having the same device ID is not active, the specific device can be controlled by the original SCSI reset signal. **II** 12 **1**3 Further, a latch circuit may be provided between the output 14 15 of the AND gate and the input of the OR gate so that once the reset signal is input to the contending device, it can be continuously applied regardless of the state of the 16 This causes the contending device to be 17 terminal power. maintained in the reset state even if, for example, the 18 terminal power of the host computer becomes inactive due to 19

prevent unexpected situations from occurring, e.g., loss of

momentary power outage. Therefore, it is possible to

- data due to the momentary power outage which may cause the
- 2 contending device to be released from the reset state.

3

- 4 Further, if SCSI operates with low-voltage differential
- 5 signals, a low-voltage differential signal from the SCSI bus
- 6 is input to the OR gate after it is converted to a TTL level
- 7 signal, and the output of the OR gate is input to a device
- 8 after it is converted to a low-voltage differential signal.
- 9 The device may be a hard disk drive.

回口 10 日 11 四 11 12 日 12

BRIEF DESCRIPTION OF THE DRAWINGS

- 12 Fig. 1 is a block diagram showing an example of a computer
- 13 system according to one embodiment of the present invention.
- Fig. 2 illustrates a connection of a SCSI bus with slots in
- □ 15 an enclosure.
 - 16 Fig. 3 is a detailed block diagram illustrating a reset
 - 17 signal control circuit. Fig. 4 is a block diagram showing
 - 18 another example of a computer system according to the
 - 19 embodiment.

1 PREFERRED EMBODIMENTS

- 2 The preferred embodiments of the present invention will now
- 3 be described in detail with reference to the accompanying
- 4 drawings. It should be noted, however, that the present
- 5 invention can be variously modified, and should not limited
- 6 to the embodiments. The same reference numerals are used
- 7 throughout the description of the embodiments to denote
- 8 corresponding or identical components.

9

- ☐ 10 Fig. 1 is a block diagram illustrating an example of a ⊨
- invention. The computer system in this embodiment comprises
 - a host computer HostO, a host computer Host1, an enclosure
 - 14 2, and interface cards 3 and 4.

는 14 를 15

- 16 The first host computer HostO has a device ID of, for
- 17 example, #7 and is connected to a SCSI bus of the enclosure
- 18 2 via the interface card 3. The second host computer Host1
- 19 has a device ID of, for example, #6 and is connected to the
- 20 SCSI bus of the enclosure 2 via the interface card 4.
 - Although the device ID (#7) having the highest priority is

- assigned to the host computer HostO, and the device ID (#6)
- 2 having the second highest priority is assigned to the host
- 3 computer Host1 in this embodiment, other device IDs may be
- 4 assigned to the host computers.

5

- 6 The enclosure 2 includes fourteen slots 5-0 to 5-6, 5-8 to
- 7 5-14 to which hard disk drives can be attached,
- 8 respectively. The number of each slot (i.e., "n" in 5-n)
- 9 denotes a device ID number to be assigned. In this
- 10 embodiment, the device ID (#6) of the host computer Host1
- 11 contends with the device ID (#6) of the device (hard disk
- 12 drive) attached to the slot 5-6. The contention is resolved
- 13 as described later. If the host computer Host1 is not used
- 14 and the device ID #6 is not reserved therefor, the device ID
- 15 #6 may be assigned to another device (a hard disk drive in
- 16 this case). Therefore, a maximum storage capacity can be
- 17 obtained by connecting the maximum number of hard disk
- 18 drives to the SCSI bus. Each slot is connected by a SCSI
- 19 bus 6 which is terminated by terminators 7.

1 The interface cards 3 and 4 include service processors 8 and 9 for the enclosure 2, respectively. The service processors 2 8 and 9 are responsible for overall control of the enclosure 3 2 to, for example, determine whether a hard disk drive is 4 attached to a slot, monitor and control temperature and 5 6 power of the hard disk drives. Such service functions need not be performed by both of the service processors 8 and 9. 7 When the service processor 8, for example, is performing 8 9 the service functions, the service processor 9 may operate 10 10 H 40 11 M 12 H as a slave under the control of the service processor 8. The service processors 8 and 9 are connected to SCSI buses 10 in the respective interface cards 3 and 4, and device ID 13 #15 is assigned to the service processor 8. 14 □ ⊨ 15 Repeaters 11 may be provided in the respective interface cards 3 and 4. The repeater 11 serves as a driver for 16 maintaining signal levels above a predetermined level when a 17 longer SCSI bus is used. SCSI buses 19 of the interface 18 cards 3 and 4 are terminated by terminators 20, and 19 20 connected to the host computers Host0 and Host1,

T

respectively.

Table 1 shows a list of device IDs assigned in the above

manner.

[Table 1]

Device ID	Device
ID#0	Hard disk drive #0
ID#1	Hard disk drive #1
ID#2	Hard disk drive #2
ID#3	Hard disk drive #3
ID#4	Hard disk drive #4
ID#5	Hard disk drive #5
ID#6	Host1 or hard disk drive #6
ID#7	Host0
ID#8	Hard disk drive #8
ID#9	Hard disk drive #9
ID#10	Hard disk drive #10
ID#11	Hard disk drive #11
ID#12	Hard disk drive #12
ID#13	Hard disk drive #13
ID#14	Hard disk drive #14
ID#15	Enclosure service processor

Fig. 2 illustrates connections of the SCSI bus 6 of the enclosure 2 with the slots 5-0 to 5-6, 5-8 to 5-14.

SCSI bus includes 16 data bus lines and some control lines.

The control lines include +RST and -RST lines for providing

a low-voltage differential signal. In this embodiment, each signal transmitted is assumed to be a low-voltage

- 1 differential signal; however, a high-voltage differential
- signal or a negative logic TTL level signal may also be 2
- employed. Although not shown in the drawing, it should be 3
- noted that each of the data bus lines #0 to #15 in this 4
- embodiment actually consists of plus (+) and minus (-) lines 5
- for transmission of differential signals. 6

- The slot 5-0 is connected to the control lines including 8
- +RST and -RST lines (the other control lines are not shown)
- and to the data bus consisting of 16 data lines, and is
- associated with the data line #0 for a device ID.
- O 9 O 10 H O 11 I 12 Therefore, a device attached to the slot 5-0 is assigned a
 - device ID #0. Similar connection and association are 13
- ☐ 14 ☐ 15 implemented for the other slots. That is, the slots 5-1 to
 - 5-5 are associated with the data lines #1 to #5,
 - respectively, and the slots 5-8 to 5-14 are associated with 16
 - the data lines #8 to #14, respectively. The numbers of the 17
 - associated data lines are assigned as device IDs for the 18
 - 19 devices attached to the respective slots. Such device ID
 - assignment by association with data lines has been well 20 known in the art.

- 1 Although all the 16 data lines are actually connected to the
- 2 slots 5-n (n is an integer of 0 to 14), only the connection
- of the data line with the associated slot is shown in Fig. 2 3
- in order to clearly indicate the association therebetween, 4
- but the connection of the 16 data lines with each slot is 5
- 6 not shown.

7

- 8 In this embodiment, a reset signal control circuit 12 is
- inserted between the reset signal input of the slot 5-6 and
- 9 0 10 10 11 0 11 the reset lines (+RST and -RST lines) of the control lines.
 - The reset signal control circuit 12 receives terminal power
 - signals from the host computers Host0 and Host1 to control
 - 13 the device attached to the slot 5-6 in accordance with the
 - terminal power states.

- 16 Fig. 3 is a detailed block diagram illustrating the reset
- 17 signal control circuit 12, which includes a low-voltage
- differential signal receiver 13, an AND gate 14, a latch 18
- 19 circuit 15, an OR gate 16 and a low-voltage differential
- signal driver 17. 20

- The low-voltage differential signal receiver 13 converts a 1
- 2 low-voltage differential signal on the SCSI bus to a TTL
- level signal. The AND gate 14 receives as inputs the 3
- terminal power signals from the host computers Host0 and 4
- 5 Host1, and the latch circuit 15 latches the output voltage
- of the AND gate 14. The outputs of the low-voltage 6
- 7 differential signal receiver 13 and the latch circuit 15 are
- 8 input to the OR gate 16, and the low-voltage differential
- 9 signal driver 17 converts the output of the OR gate 16 to a
- low-voltage differential signal.

- In the reset signal control circuit 12, when the terminal
- power signals from the host computers Host0 and Host1 are 13
- both active, i.e., the two host computers are running, the
- output of the AND gate 14 (latch circuit 15) and, hence, the
- 16 output of the OR gate 16 goes high, and a reset signal is
- 17 applied to the device having the device ID #6. As a result,
- the device having the device ID #6 is disconnected from the 18
- The disconnected device is treated as though it 19 SCSI bus.
- 20 does not exist on the SCSI bus. In this fashion, the device
 - ID contention between the host computer Host1 and the device

1 attached to the slot 5-6 is avoided. When the host computer 2 Host1 is not active, a reset signal from the SCSI bus is transmitted via the OR gate 16 to the device so that the 3 device having the device ID #6 can be operated normally. 4 5 The latch circuit 15 is provided to maintain the reset state 6 of the device once the active state of the host computer 7 Host1 is detected to cause the device to be reset. Even if 8 □ □ 9 the terminal power goes low due to a failure such as 0 10 10 11 0 11 0 12 momentary halt of the computer system, the output of the latch circuit 15 is kept high so that the reset state of the device is not altered. This prevents the reset state from being canceled due to the momentary halt or the like, and 13 14 0 15 avoids unexpected situation such as data loss or corruption. In this case, a reset operation may be performed by powering off the enclosure 2. 16 17 18 According to the computer system of the present embodiments, wherein a plurality of host computers are connected via the 19 SCSI bus to a plurality of devices, a device ID contention 20

can be avoided while maintaining a capability of connecting

the maximum number of devices. Therefore, the present 1 2 invention provides an environment wherein a mass storage system is controlled by a plurality of host computers via 3 SCSI. 4 5 The present invention has been specifically described with 6 respect to the preferred embodiments; however, the present 7 invention is not limited to the above embodiments, and can 8 9 0 10 11 0 11 0 12 be variously modified without departing from the scope of the invention. For example, although it has been assumed in the above 13 embodiments that the contention of device ID #6 occurs, the 14 0 15 present invention may be applied for a contention of another device ID. Further, by providing a plurality of reset signal control circuits 12, the present invention may also 16 be applied to a case in which a plurality of device Ids 17 18 contend. 19 In addition, the present invention may also be applied to 20

other devices such as CD-ROM, scanner, etc. in place of or

1 in addition to the hard disk drive used in the above 2 embodiments. 3 The reset signal control circuit 12, which has performed the 4 required functions by a combination of AND and OR gates, may 5 employ other logical gates to perform the same functions. 6 7 Furthermore, although the low-voltage differential signal 8 口 近 9 has been used in the above embodiments, a high-voltage differential signal or a TTL level negative logical signal ₽11 may be used instead. In such a case, an appropriate ^[]12 receiver and driver suitable for these signals and corresponding to the low-voltage differential signal 14 15 receiver 13 and the low-voltage differential signal driver 17 may be adopted. 16 17 Moreover, a bus width of 16 bits has been employed; however, the present invention may also be applied in the same manner 18 for a bus width of 8 bits. 19

1	Furthermore, the SCSI bus 6 of the enclosure 2 in the above
2	embodiments may be divided at a repeater 18 as shown in Fig.
3	4. Terminators 21 are provided at both ends of the repeater
4	18. When the repeater 18 is disconnected, the slots on the
5	left are separated from the slots on the right, and the host
6	computers HostO and HostI can control the respective devices
7	independently of each other. When the repeater 18 is
8	
亞 9	
0 0 0 0 10 10	
7 11 11 11	
M 112	
Q 13	
14 215	
<u> </u>	
16	
17	
18	
19	

	1	connected, the system can be controlled in the same manner
	2	as in the above embodiments.
	3	
	4	According to the present invention disclosed herein, a
	5	failure such as data loss or corruption can be prevented
	6	when a device ID contention occurs between devices
	7	interconnected by a SCSI bus.
8		
	9	What is claimed is:
<u> </u>	LO	
⊨ ⊴1 W	L1	
M1		
	.3	
	.4	
	.5	
1	.6	
1	.7	
1	.8	•
1	9	
2	20	